RISA: Accurate and Efficient Placement Routability Modeling Chih-liang

The prevalence of net list synthesis took raises great concern on routability of cell placement created with state-of-the-art placement techniques. In this paper, an accurate and efiienr placement routability modeling technique is proposed and incorporated into the prevailing simulated annealing approach. This accurate and eficient modeling is based on the supply versus demand analysis of routing resource over an array of regions on a chip. Vertical and horizontal routability is analyzed separately due to the bias of routing resource in multiple-metal-layer ASIC designs. A special technique on net bounding box partitioning is also proposed and critical to the accuracy of this modeling at the presence of mega cells, which tend to cause local routing congestion. By incorporating this eficient modeling into the cost function of simulated annealing, experiments conducted on small to large industrial designs indicate that placement routability evaluated with a global router is greatly improved as a result of the proposed accurate modeling.